## Amendments to the Claims:

The following listing of claims replaces all prior listings, and all prior versions, of claims in the application.

## **Listing of Claims:**

- 1. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising: (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a second major surface side of a mask substrate, said mask substrate having on a first major surface thereof a light shielding pattern which is an integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film; and (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby said integrated circuit pattern is imaged on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer and thus transferred.
- (currently amended) The method of manufacturing a semiconductor integrated circuit device according to Claim 1, wherein the wavelength of said exposure light is at least 100 nm <u>but</u> less than 250 nm.
- 3. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 2, wherein said wavelength of said exposure light is at least 100 nm but less than 200 nm.

- 4. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 3, wherein, in the peripheral portion of the first major surface of said mask substrate, a light screening metal region is provided.
- 5. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 4, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact fixed on said light screening metal region.
- 6. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:
- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface or a second major surface side of said mask substrate in the state in which the peripheral region of said mask substrate is held on a mask holding mechanism, said mask substrate having on the first major surface thereof a light shielding pattern which is an integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film, said resist pattern being not provided on said peripheral region; and
- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby said integrated circuit pattern is imaged on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer and thus transferred.

- 7. (original) The method of manufacturing a semiconductor integrated circuit according to Claim 6, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 8. (currently amended) The method of manufacturing a semiconductor integrated circuit according to Claim 7, wherein, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 9. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 8, wherein, in the peripheral portion of the first major surface of said mask substrate, a light screening metal region is provided.
- 10. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 9, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact-fixed on said light screening metal region.
- 11. (original) A method of manufacturing a semiconductor integrated circuit device, comprising:
- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface or second major surface side of a mask substrate, said mask substrate having, in an integrated circuit pattern region of the first major surface thereof, a light shielding pattern which is an

integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film and having a light screening metal region provided in the peripheral region of said first major surface; and

- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby, on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer, said integrated circuit pattern is imaged and thus transferred.
- 12. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 11, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 13. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 12, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 14. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 13, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact-fixed on said light screening metal region.
- 15. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:

- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface or a second major surface side of a mask substrate, said mask substrate having, in an integrated circuit pattern region of the first major surface thereof, a light shielding pattern which is an integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film, wherein a pellicle is contact-fixed in that part of the peripheral portion of said integrated circuit pattern region in which said photo resist pattern is not formed; and
- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby, on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer, said integrated circuit pattern is imaged and thus transferred.
- 16. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 15, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 17. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 16, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 18. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 17, wherein, in the peripheral

portion of the first major surface of said mask substrate, a light screening metal region is provided.

- 19. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 18, wherein, on the first major surface of said mask substrate, said pellicle is contact-fixed on said light screening metal region.
- 20. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:
- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface side or a second major surface side of a mask substrate, said mask substrate having, on the first major surface thereof, a halftone light shielding pattern comprising a photo-resist pattern including an organic film which constitutes an integrated circuit pattern on a mask; and
- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby, on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer, said integrated circuit pattern is imaged and thus transferred.
- 21. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 20, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.

- 22. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 21, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 23. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 22, wherein, in the peripheral portion of the first major surface of said mask substrate, a light screening metal region is provided.
- 24. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 23, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact-fixed on said light screening region.
- 25. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:
- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface side or a second major surface side of a mask substrate, which has, on the first major surface thereof, a light shielding pattern which is an integrated circuit pattern on a Lebenson type phase shift mask and comprises a photo-resist pattern including an organic film; and
- (b) the step of reduction-projecting, by a projection optical system, the exposure light which has transmitted through said mask substrate, whereby,

on a first major surface of a semiconductor integrated circuit wafer, said integrated circuit pattern is imaged and thus transferred.

- 26. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 25, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 27. (currently amended) The method of manufacturing a semiconductor integrated circuit device according to Claim 26, wherein, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 28. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 27, wherein, in the peripheral portion of said first major surface, a light screening metal region is provided.
- 29. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 28, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact-fixed on said light screening metal region.
- 30. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:

- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface or a second major surface side of a mask substrate, said mask substrate having, in an integrated circuit pattern region of said first major surface thereof, a light shielding pattern which is an integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film, wherein a pellicle is contact-fixed in the peripheral portion of said integrated circuit pattern of said first major surface so as to cover said integrated circuit pattern; and
- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby, on a photo resist film formed on a first major surface of a semiconductor integrated circuit, said integrated circuit pattern is imaged and thus transferred.
- 31. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 30, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 32. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 31, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 33. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 32, wherein, in the peripheral

portion of the first major surface of said mask substrate, a light screening metal region is provided.

- 34. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 33, wherein, on the first major surface of said mask substrate, a pellicle is provided so as to cover said integrated circuit pattern, said pellicle being contact-fixed on said light screening metal region.
- 35. (currently amended) A method of manufacturing a semiconductor integrated circuit device, comprising:
- (a) the step of irradiating far ultraviolet or vacuum ultraviolet exposure light from a first major surface or a second major surface side of a mask substrate, said mask substrate having, in an integrated circuit pattern region of said first major surface thereof, a light shielding pattern which is an integrated circuit pattern on a mask and comprises a photo-resist pattern including an organic film, wherein a protective film is formed on said photo resist pattern so as to cover said integrated circuit pattern region of said first major surface; and
- (b) the step of reduction-projecting, by a projection optical system, said exposure light which has transmitted through said mask substrate, whereby, on a photo resist film formed on a first major surface of a semiconductor integrated circuit wafer, said integrated circuit pattern is imaged and thus transferred.

- 36. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 35, wherein the wavelength of said exposure light is at least 100 nm but less than 250 nm.
- 37. (original) The method of manufacturing a semiconductor integrated circuit device according to Claim 36, wherein the wavelength of said exposure light is at least 100 nm but less than 200 nm.
- 38. (new) The method of manufacturing a semiconductor integrated circuit device according to Claim 1, wherein said organic film has a light screening characteristic to said exposure light and has a sensitivity to a light source of a lithography system used in forming said light shielding pattern.